Coding for Optical Communications -- Can We Approach the Shannon Limit
  With Low Complexity? by Amat, Alexandre Graell i et al.
Coding for Optical Communications – Can We Approach
the Shannon Limit With Low Complexity?
(Invited paper)
Alexandre Graell i Amat1*, Gianluigi Liva2, and Fabian Steiner3
1Department of Electrical Engineering, Chalmers University of Technology, Gothenburg, Sweden
2Institute of Communications and Navigation of the German Aerospace Center (DLR), Munich, Germany
3Institute for Communications Engineering, Technical University of Munich, Munich, Germany
*E-mail: alexandre.graell@chalmers.se
Keywords: Hard-decision FEC, soft-decision FEC, high-throughput optical communications, spatially coupled
LDPC codes, staircase codes
Abstract
Approaching capacity with low complexity is a very challenging task. In this paper, we review and compare three promising
coding solutions to achieve that, which are suitable for future very high-throughput, low-complexity optical communications.
1 Introduction
Since the outset of forward error correction (FEC) for fiber-
optic communications, research has intensively pursued the
quest for approaching the theoretical limits. The prevailing
choice in early fiber-optic systems was hard decision (HD)
FEC due to the lack of analog-to-digital converters (ADCs) and
the requirement of very simple high-speed receivers. Coding
schemes such as product codes (PCs) [1] and staircase codes
[2, 3], with low-complexity HD decoding based on bounded
distance decoding (BDD) of the component codes, already pro-
vide significant coding gains at the required very low error
rates. However, they still perform relatively far away from the
channel capacity.
The advent of coherent transmission schemes and high res-
olution ADCs enabled the use of soft decision (SD) FEC. This
has led to the progressive adoption of powerful coding schemes
such as low-density parity-check (LDPC) codes and more
recently spatially coupled LDPC (SC-LDPC) codes [4], which
under SD decoding yield performance very close to the theoret-
ical limits. However, while the complexity of SD-FEC may be
tolerable for long-haul communications and its excellent perfor-
mance leaves little room for improvement, several applications,
such as metro networks and data center interconnects, require
very high throughputs (in the order of several hundreds of Gbps
or even Tbps) and low power consumption. Scaling SD-FEC
schemes to such high throughputs and low power consump-
tion is a very challenging task and hence these schemes are not
suited for these applications. Thus, a fundamental question is:
Can we approach the Shannon limit yet with low complexity,
i.e., while still achieving the high-throughput and low power
consumption of the HD-FEC solutions? Answering this ques-
tion requires envisaging new coding schemes and decoding
methods and gives a unique opportunity for groundbreaking
contributions.
In this paper, we review and compare three important
approaches that are currently being considered to address the
fundamental question above and we highlight some of the open
research questions that need to be addressed. An important
observation is that a main limiting factor to achieve very high
throughputs with SD-FEC is the high internal data flow in the
decoder due to the exchange of soft messages, rather than the
resolution of the ADC. This observation is at the basis of the
binary message passing (BMP) decoding algorithm introduced
in [6] for LDPC codes. The key idea of BMP is to exploit the
channel soft information while only exchanging binary mes-
sages among the component codes decoders during iterations.
This idea was extended in [7, 8] to two-bit messages, giving
rise to ternary message passing (TMP) and quaternary message
passing (QMP) algorithms. In general, an interesting approach
is to consider coarsely quantized LDPC decoders, where the
exchanged messages are limited to a small number of bits to
keep the decoder data flow low. Another line of research is to
consider coding schemes based on HD decoding and assist the
decoding with some level of soft information to improve its
performance, while keeping the decoder data flow identical or
close to that of conventional HD decoding based on BDD of
the component codes. Several soft-aided decoding algorithms
have recently been proposed for product-like codes, see, e.g.,
[9–13]. A third alternative approach, explored in [14, 15], is to
consider a hybrid HD-SD FEC scheme based on an inner SD-
FEC code and an outer HD-FEC code. The key idea is that the
inner code, designed such that its decoder fulfils a given com-
plexity constraint, is used for error reduction at the input of the
outer HD-FEC (a staircase code) decoder, which then takes care
of lowering the error rate to the desired target.
2 Hybrid SD-HD Schemes
The main idea of the hybrid scheme in [14, 15] is to combine the
close-to-capacity performance of SD FEC with sparse-graph
codes with the low complexity of HD FEC. In particular, a key
observation is that the high complexity of state-of-the-art SD
FEC solutions stems from performing close to capacity at very
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low error probability. However, if only moderate error proba-
bilities are sought for, low-complexity SD FEC codes can be
designed to achieve these. The hybrid scheme in [14, 15] builds
on this observation by concatenating a relatively weak, low
complexity inner SD code with an outer HD staircase code.
The main task of the inner code (an LDPC code in [15]) is to
reduce the bit error probability below the threshold of the outer
code, which corrects the majority of the errors. As the inner
code only needs to achieve a moderate probability of error (in
the range 10−2– 10−3), it can be of low complexity. In [14, 15]
the inner code is designed such that a complexity score based
on the number of edges in its Tanner graph and the number of
decoding iterations is minimized. This design approach results
in a Pareto frontier that characterizes the trade-off between
coding gain and complexity. The scheme proposed in [14, 15]
achieves similar coding gains to those of existing soft-decision
FEC schemes with a significant reduction in complexity.
3 Coarsely Quantized LDPC Decoders
Iterative decoding of LDPC codes entails an iterative mes-
sage exchange between variable nodes (VNs) and check nodes
(CNs) in the code graph. The amount of information transferred
in each iteration is proportional to the product nd¯vq, where n is
the block length (i.e., the number of VNs in the code graph),
d¯v is the average VN degree, and q is the number of bits used
to represent each message. It was recognized in [2] that this
quantity represents the actual limiting factor in the implementa-
tion of very high throughput decoders. An obvious consequence
of this observation is that, to develop efficient LDPC decoder
implementations targeting speeds of several hundred Gbps, the
main decoder design parameter to play with is the message
quantization.
Current high speed implementations adopt 4 or 5 bits per
message [2]. When this number of quantization bits is used,
ad-hoc CN and VN update rules may be developed to limit the
loss with respect to unquantized belief propagation (BP) decod-
ing. Examples of approaches addressing the decoder design are
given, for instance, by the application of the information bottle-
neck method [16] or by the definition of global cost functions
such as the iterative decoding threshold [17] or the error rate at
which the error floor emerges [18].
A possibility to further improve the decoding speed relies
in a further reduction of the number of bits used to represent
each message. In the extreme case, each message may be rep-
resented by one bit only, giving rise to the family of BMP
algorithms. The simplest examples of LDPC codes decoding
algorithms relying on one-bit messages were introduced by
Gallager [19] (the so-called Gallager A and Gallager B algo-
rithms). However, both algorithms introduced in [19] were
designed to operate with hard decisions from the channel. In [6]
a key modification was introduced in BMP decoding, enabling
the use of the soft information available at the channel output.
The algorithm proposed in [6] works as follows. The messages
exchanged between VNs and CNs belong to the binary alpha-
betM = {−1,+1}. Denote by m(`)v→c the message sent by VN
v to CN c and by m(`)c→v the message sent by c to v during the
BDD
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Fig. 1. Block diagram of iBDD-SR.
`-th iteration. Denote furthermore the channel log-likelihood
ratio (LLR) at the input of v as L. The message from v to c
is obtained by combining the channel soft-information L with a
weighted version of all other incoming CN messages. Finally, a
hard decision is applied to turn the result into a binary message,
i.e., we have
m(`)v→c = f
(
L+
∑
c′ 6=c
w(`−1)m(`−1)c′→v
)
where f(x) = +1 if x > 0, and f(x) = −1 otherwise. The
weighting factorsw(`) are real valued and depend on the current
iteration number. They can be obtained from the density evolu-
tion (DE) analysis as proposed in [6]. The update rule at the
CNs involves a multiplication of the incoming messages. The
algorithm enables substantial gains with respect to the algo-
rithms originally proposed in [19], limiting the performance
with respect to unquantized SD decoding to a few tenths of
a dB (especially at high code rates). In [7, 8] we introduced
extensions of BMP toward messages belonging to ternary and
quaternary sets (i.e., 2-bit message passing algorithms [20]).
The two algorithms, TMP and QMP, enable to half the gap in
coding gain between BMP and unquantized BP.
4 Soft-Aided Decoding of Product-Like Codes
An alternative to the approaches in the previous sections is to
consider coding schemes based on HD decoding and enhance
the basic HD decoder while limiting the increase in complex-
ity. In [9], a decoding algorithm that exploits conflicts between
component codes in order to assess their reliabilities, even when
no channel reliability information is available, is proposed. The
main idea of the algorithm, dubbed anchor decoding (AD), is
to introduce status information for each component code and
designate certain “reliable” component codes as anchors.
Extending the BMP algorithm in [6] to product-like codes, in
[10, 11] we proposed a new decoding algorithm, called iBDD
with scaled reliability (iBDD), which exploits some level of
soft information but keeps the messages exchanged between
component decoders binary. The main principle of the iBDD-
SR is to make a hard decision on a weighted sum of the BDD
output with the channel LLR, where the BDD decoder output
reliability is conveyed by a scaling factor applied to the BDD
outbound messages. iBDD-SR is illustrated in Fig. 1. Consider
the decoding of the i-th row code at iteration ` and assume with-
out loss of generality that zeroes are represented by −1 and
ones by +1. First, BDD is performed based on the hard deci-
sions after the decoding of the column codes at iteration `− 1,
collected in the matrix Ψc,(`−1)i,: . To exploit soft information,
the output of the BDD stage takes values on a ternary alphabet
{±1, 0} where 0 corresponds to a decoding failure. The reli-
ability information on code bit ci,j (code bit in the i-th row
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Fig. 2 Finite length performance of different FEC and decoding solutions.
The FEC overhead is ≈ 20% and the codelength is about 96 000 bits.
and j-th column of the code array) is then formed according to
µr,(`)i,j = w
r,(`)
i · µ¯r,(`)i,j + Li,j , where Li,j is the channel LLR and
µ¯r,(`)i,j is the output of the BDD for code bit ci,j . w` > 0 is a
scaling factor that can be optimized via density evolution [11].
Finally, a hard decision is made on µr,(`)i,j , and the hard decision
ψr,(`)i,j = f(µ
r,(`)
i,j ) is passed to the j-th column code.
While iBDD-SR exploits soft information and thus is a
SD decoding algorithm in nature, the component decoders
solely exchange hard decision, hence the algorithm yields the
same data flow of that of iBDD-SR and a negligible increase
in complexity. For a PC with (255, 231, 3) BCH component
codes, iBDD-SR was implemented in [21] with 28nm process
technology, achieving 1 Tbs with 0.2 dB gain compared to
conventional HD decoding. Furthermore, PCs with iBDD-SR
achieve similar coding gains than staircase codes with an area
and energy dissipation less than half.
Other algorithms that exploit some level of soft information
have been proposed, see, e.g., [12, 13]. However, these algo-
rithm require a sorting of the least reliable bits after each row
and column decoding, and their decoding complexity needs to
be further investigated.
5 Numerical Results
In the following, we compare the performance of the differ-
ent FEC and decoding architectures for transmission over a
binary-input AWGN channel such that the channel output is
Y = X +N . The channel input X is uniformly distributed
on {−1,+1} and the noise N is a Gaussian random variable
with zero mean and variance σ2, i.e., N ∼ N (0, σ2). We have
ES/N0 = 1/(2σ
2). In Fig. 2, we consider a setting with a tar-
get overhead (OH) of 20%, i.e., a code rate of 5/6. The codes
have a blocklength of around 96 000 bits. The respective Shan-
non limits for SD and HD decoding are given by dashed vertical
lines. The SC-LDPC code is regular with degree four VNs. It is
terminated after 50 spatial positions and has an effective code
rate of 0.8233. We decode the code by sum-product BP, BMP,
TMP and QMP. At a BER of 10−6, we see a gain of 0.5 dB
and 0.6 dB for TMP and QMP over BMP. The gap to unquan-
tized BP is 0.7 dB for QMP. We also show the performance
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Fig. 3 Comparison of finite length performance of different FEC and
decoding solutions. The FEC overhead is ≈ 11.86%.
of two proposed SD inner code designs from [15, Sec. 4.2]
with different complexity scores. The crossing of these curves
with the horizontal line at a BER of 5.02× 10−3 indicates the
ES/N0 to further drive the BER down to 10−15 after the HD
outer staircase code. We observe that code design 1 looses about
0.3 dB in power efficiency compared to code design 2, however
it achieves the HD FEC threshold with lower complexity. We
also show the performance of the iBDD-SR scheme for a PC
with (310, 283, 3) BCH component codes. In Fig. 3, we depict
a scenario for an OH of 11.86% (code rate 0.894). We compare
a terminated SC-LDPC code with 50 spatial positions (resulting
blocklength is 260 000 bits), decoded with Full BP, BMP, TMP
and QMP, with a staircase code based on (510, 483, 3) BCH
component codes. At a BER of 10−6, BMP and QMP have a
gap of 0.9 dB and 0.5 dB to unquantized BP decoding, i.e., the
observed gaps become even smaller for higher code rates.
6 Conclusion
Designing FEC coding/decoding schemes that are able to
approach the Shannon limit with low complexity is important
to enable future very high-throughput, low power fiber-optic
communication systems. It is perhaps too audacious to claim
that this goal has already been achieved. In this paper, how-
ever, we discussed three very promising research lines that
represent important steps toward this goal. While from an algo-
rithmic complexity perspective the discussed FEC solutions are
very appealing, a thorough complexity evaluation, in partic-
ular of the attainable throughputs and power consumption is
still required. This cannot be based solely on algorithmic con-
siderations, but also requires considering memory access and
wiring issues. Therefore, a joint effort of code/decoding design
and implementation is required. Overall, coding for high-
throughput applications, such as fiber-optic communications, is
a very timely, exciting research problem.
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